

PREPARED BY: DATE	<h1>SHARP</h1> <p>LIQUID CRYSTAL DISPLAY GROUP SHARP CORPORATION</p> <p>SPECIFICATION</p>	SPEC No. LC95Z54
APPROVED BY: DATE		FILE No.
		ISSUE DEC/5/1995
		PAGE 20 Pages
		REPRESENTATIVE DIVISION
		ENGINEERING DEPARTMENT 2 DUTYPANEL DEVELOPMENT CENTER NARA LIQUID CRYSTAL DISPLAY GROUP

DEVICE SPECIFICATION for

Passive Matrix COLOR LCD Module
(300x600 dots)

Model No.
LM80C20PX

CUSTOMER'S APPROVAL

BY _____

PRESENTED

BY Y. Inoue

Y. Inoue
DEPARTMENT GENERAL MANAGER
ENGINEERING DEPARTMENT II
DUTY PANEL DEVELOPMENT CENTER
LIQUID CRYSTAL DISPLAY GROUP
SHARP CORPORATION

1. Application


This data sheet is to introduce the specification of LM80C20PX, Passive Matrix type Color LCD Module.

2. Construction and Outline

Construction: 800x600 dots color display Module consisting of an LCD panel, PWB(printed wiring board) with electric components mounted onto, TCP(tape carrier package) to connect the LCD panel and PWB electrically, and plastic chassis with CCFT back light and bezel to fix them mechanically.

Signalground(VSS)is connected with the metal bezel.

DC/DC converter is built in.



Outline : See Fig. 10

Connection : See Fig. 10 and Table 6

3. Mechanical Specifications

Table 1

Parameter	Specifications	Unit
Outline dimensions	264.5 ± 0.5(W) × 193.5 ± 0.5(H) × 8.5max.	mm
Active Area	230.375(W) × 172.775(H)	mm
Display format	800(W) × 600(H) full dots	—
Dot size	0.071 × RGB(W) × 0.263(H)	mm
Dot spacing	0.025	mm
*1 Base color	Normally black *2	—
Weight	Approx. 420	g

*1 Due to the characteristics of the LC material, the colors vary with environmental temperature.

*2 Negative-type display

Display data "H" : ON → transmission

Display data "L" : OFF → light isolation

4. Absolute Maximum Ratings

4-1 Electrical absolute maximum ratings

Table 2

Parameter	Symbol	MIN.	MAX.	Unit	Remark
Supply voltage (Logic)	$V_{DD}-V_{SS}$	0	6.0	v	Ta=25 °C
Input voltage	V_{IN}	0.3	$V_{DD}+0.3$	v	Ta=25 °C

4-2 Environmental Conditions

Table 3

Item	Tstg		Topr		Remark
	MIN.	MAX.	MIN.	MAX.	
Ambient temperature	-25 °C	+60 °C	0 °C	+40 °C	Note 4)
Humidity	Note 1)		Note 1)		No condensation
Vibration	Note 2)		Note 2)		3 directions (X/Y/Z)
Shock	Note 3)		Note 3)		6 directions (±X±Y±Z)

Note 1) $T_a \leq 40 \text{ °C}$ 80% RH Max

$T_a > 40 \text{ °C}$ Absolute humidity shall be less than $T_a = 40 \text{ °C} / 80\% \text{ RH}$.

Note 2)

Table 4

Frequency	IOH, ~57 Hz	58 Hz ~500 Hz
Vibration level	—	9.8 m/s ²
Vibration width	0.075 mm	1 - 1
Interval	10 Hz ~500 Hz ~10 Hz/11.0 mi	

2 hours for each direction of X/Y/Z (6 hours as total)

Note 3) Acceleration : 490 m/s²

Pulse width : 11 ms

3 times for each direction of ±X/±Y/±Z

Note 4) Care should be taken so that the LCD Module may not be subjected to the temperature out of this specification.

5. Electrical Specifications
5-1 Electrical characteristics

Ta=25 °C, VDD=5 V±10 %
(1/tFRM= 120 Hz)

Table 5

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	VDD-VSS	Ta=0~40°C	4.5	5.0	5.5	V
Contrast adjust voltage	Vcon-VSS	Ta=0~40°C Note 4) 5)	1.0	1.95	2.5	V
Input signal voltage	VIN	'H' level	2.0	—	VDD+0.3	V
		'L' level	-0.3	—	0.8	V
Input leakage current	IIL	'H' level	—	—	1.0	µA
		'L' level	-1.0	—	—	µA
Supply current (Logic)	IDD (Typ)	Note 2),	—	85	120	mA
	IDD (Max)	Note 3),	—	315	410	mA
Rush Current (Logic)	Irush	Ta=25 °C, Power On 3 A(pk)×20 ms+1 A(pk)×10 µs(max)	—	—	—	—
Power consumption	Pd (Typ)	Note 2),	—	425	600	mW
	Pd (Max)	Note 3),	—	1 575	2 050	mW

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply current (Logic)	IDD (Typ)	Note 2),	—	65	100	mA
	IDD (Max)	Note 3),	—	210	300	mA
Power consumption	Pd (Typ)	Note 2),	—	325	500	mW
	Pd (Max)	Note 3),	—	1 050	1 500	mW

Note 1) Under the following conditions. ;


- ① Immediately after the rise of DISP signal. : 3.0 A × 20 ms
- ② Under the situation that DISP signal is on and kept steady. : 1.0 A × 10 µs

Note 2) Under the following conditions. ;

Vcon-Vss : contrast max. (Vcon=1.95 V :120 Hz Vcon=2.55 V :73 Hz)
VDD-VSS=5.0 ± 0.3V
Frame frequency = 120 (73) Hz
Displa pattern = white stripe pattern.

Note 3) Under the following conditions. ;

Vcon-Vss : contrast max. (Vcon=1.95 V :120 Hz, Vcon=2.55 V :73 Hz)
VDD-VSS=5.0 ± 0.3V
Frame frequency = 120 (73) Hz
Displa pattern = black/white stripe pattern.




This value is direct current.

Note 4)

Contrast adjustment voltage ' V_{CON} ' is transformed into the LCD driving voltage ' V_{LCD} ' by following circuit built in the LCD module.

LCD driving voltage ' V_{LCD} ' is adjusted automatically according to the change of ambient temperature range by the temperature compensation circuit.



Note 5)

Temperature compensation circuit built in LCD module have been set obtain the optimum contrast under following driving condition ;

Take care that voltage for optimum contrast is changed under the different condition.

Frame frequency : 120 Hz, Duty ratio : 300 (an odd number frame), $T_a = 25^\circ\text{C}$
323 (an even number frame)

* Electrical and optical characteristics are specified by above condition.

OLCD

Table 8

Pin No.	Symbol	Function	Remark
1	VSS	Ground potential	—
2	XCK	Data input clock signal	"H" → "L"
3	VSS	Ground potential	—
4	VSS	Ground potential	—
5	LP	Input data latch signal	"H" → "L"
6	YD	Scan start-up signal	"H"
7	VSS	Ground potential	—
8	VSS	Ground potential	—
9	VDD	Power supply for logic and LCD (+5V)	—
10	DISP	Display control signal	H(ON), L(OFF)
11	VSS	Ground potential	—
12	VSS	Ground potential	—
13	VSS	Ground potential	—
14	DL7	Display data signal (Lower)	H(ON), L(OFF)
15	DL6	Display data signal (Lower)	H(ON), L(OFF)
16	DL5	Display data signal (Lower)	H(ON), L(OFF)
17	DL4	Display data signal (Lower)	H(ON), L(OFF)
18	DL3	Display data signal (Lower)	H(ON), L(OFF)
19	DL2	Display data signal (Lower)	H(ON), L(OFF)
20	DL1	Display data signal (Lower)	H(ON), L(OFF)
21	DL0	Display data signal (Lower)	H(ON), L(OFF)
22	VSS	Ground potential	—
23	VSS	Ground potential	—
24	VSS	Ground potential	—
25	DU0	Display data signal (Upper)	H(ON), L(OFF)
26	DU1	Display data signal (Upper)	H(ON), L(OFF)
27	DU2	Display data signal (Upper)	H(ON), L(OFF)
28	DU3	Display data signal (Upper)	H(ON), L(OFF)
29	DU4	Display data signal (Upper)	H(ON), L(OFF)
30	DU5	Display data signal (Upper)	H(ON), L(OFF)
31	DU6	Display data signal (Upper)	H(ON), L(OFF)
32	DU7	Display data signal (Upper)	H(ON), L(OFF)
33	VSS	Ground potential	—
34	VSS	Ground potential	—
35	VSS	Ground potential	—
36	VDD	Power supply for logic and LCD (+5V)	—
37	VDD	Power supply for logic and LCD (+5V)	—
38	VCON	Contrast adjust voltage	—
39	NC	—	—
40	VSS	Ground potential	—
41	VSS	Ground potential	—

OCCT

Pin No	Symbol	Description	Level
1	HV	High voltage line1 (from Inverter)	—
2	NC	—	—
3	GND	Ground line (from Inverter)	—

NOTE) Pin No. and its location are shown in Fig

OLCD

Used connector: DF9B-41P-1V (HIROSE)

Mating connector: DF9B-41S-1V (HIROSE)

OCCT

Used connector: BHR-03VS-1 (JST)

Mating connector: SM03(4.0)B-BHS or SM02(3.0)B-BHS (JST)

Except above connector shall be without guaranty









Fig.1 Dot chart of display area

LPx300 pulses (an odd number frame):
10000 microsecond even number frame)



DU7	R(1, 1)	B(1, 3)	G(1, 6)	R(1, 9)	B(1, 11)	G(1, 14)		
DU6	G(1, 1)	R(1, 4)	B(1, 6)	G(1, 9)	R(1, 12)	B(1, 14)		
DU5	B(1, 1)	G(1, 4)	R(1, 7)	B(1, 9)	G(1, 12)	R(1, 15)		
DU4	R(1, 2)	B(1, 4)	G(1, 7)	R(1, 10)	B(1, 12)	G(1, 15)		
DU3	G(1, 2)	R(1, 5)	B(1, 7)	G(1, 10)	R(1, 13)	B(1, 15)		
DU2	B(1, 2)	G(1, 5)	R(1, 8)	B(1, 10)	G(1, 13)	R(1, 16)		
DU1	R(1, 3)	B(1, 5)	G(1, 8)	R(1, 11)	B(1, 13)	G(1, 16)		
DU0	G(1, 3)	R(1, 6)	B(1, 8)	G(1, 11)	R(1, 14)	B(1, 16)		

DL7	R(300, 1)	B(300, 3)	G(300, 6)	R(300, 9)	B(300, 11)	G(300, 14)		
DL6	G(300, 1)	R(300, 4)	B(300, 6)	G(300, 9)	R(300, 12)	B(300, 14)		
DL5	B(300, 1)	G(300, 4)	R(300, 7)	B(300, 9)	G(300, 12)	R(300, 15)		
DL4	R(300, 2)	B(300, 4)	G(300, 7)	R(300, 10)	B(300, 12)	G(300, 15)		
DL3	G(300, 2)	R(300, 5)	B(300, 7)	G(300, 10)	R(300, 13)	B(300, 15)		
DL2	B(300, 2)	G(300, 5)	R(300, 8)	B(300, 10)	G(300, 13)	R(300, 16)		
DL1	R(300, 3)	B(300, 5)	G(300, 8)	R(300, 11)	B(300, 13)	G(300, 16)		
DL0	G(300, 3)	R(300, 6)	B(300, 8)	G(300, 11)	R(300, 14)	B(300, 16)		

Fig. 2 Data Input Timing Chart

Table 7 Interface timing ratings

Item	Symbol	Rating			Unit
		MIN.	TYP.	MAX.	
Frame cycle	tFRM	≠ 8.3		16.94	ms
YD signal 'H' level set up time	tHYS	100			ns
'H' level hold time	tHYH	100			ns
'L' level set up time	tLYS	100			ns
'L' level hold time	tLYH	40			ns
LP signal 'H' level pulse width	tWLPH	200			ns
XCK signal clock cycle	tCK	≠ 50			ns
'H' level clock width	tWCKH	≠ 27			ns
'L' level clock width	tWCKL	≠ 15			ns
Data set up time	tDS	≠ 21			ns
hold time	tDH	≠ 17			ns
LP ↑ allowance time from XCK ↓	tLS	200			ns
XCK ↑ allowance time from LP ↓	tLH	200			ns
Input signal rise/fall time	tr, tf			13	ns

※ The intervals one LP fall and the next must be always the same, and LPs must be input continuously.
The interval must be 70ns Max.




Fig.3 Interface timing chart

6. Module Driving Method

6.1 Circuit configuration

Fig. 9 shows the block diagram of the module's circuitry.

6.2 Display Face Configuration

The display consists of 800×3 (R, G, B) $\times 600$ dots as shown in Fig. 1.

The interface is single panel with double drive to be driven at 1/300 (328) duty ratio. (300:an odd number frame, 328:an even number frame)

6.3 Input Data and Control Signal

The LCD driver is 240 bits LSI, consisting of shift registers, latch circuits and LCD driver circuits. Input data for each row (800×3 R, G, B) will be sequentially transferred in the form of 8 bit parallel data through shift registers from top left of the display together with clock signal (XCK).

When input of one row (800×3 , R, G, B dots) is completed, the data will be latched in the form of parallel data corresponding to the signal electrodes by the falling edge of latch signal (LP). Then, the corresponding drive signals will be transmitted to the 800×3 lines of column electrodes of the LCD panel by the LCD drive circuits.

At this time, scan start-up signal (YD) has been transferred from the scan signal driver to the 1st row of scan electrodes, and the contents of the data signals are displayed on the 1st row of the display face according to the combinations of voltages applied to the scan and signal electrodes of the LCD. While the data of 1st row are being displayed, the data of 2nd row are entered. When data for 800×3 dots have been transferred, they will be latched by the falling edge of LP, switching the display to the 2nd row.

Such data input will be repeated up to the 300 (328)th row of each display segment, from upper row to lower rows, to complete one frame of display by time sharing method.

Simultaneously the same scanning sequence occur at the lower panel. Then data input proceeds to the next display frame.

YD generates scan signal to drive horizontal electrodes.

Since DC voltage, if applied to LCD panel, causes chemical reaction in LC materials, causing deterioration of the materials, drive wave-form shall be inverted at every display frame to prevent the generation of such DC voltage. Control Signal M plays such a role.

Because of the characteristics of the CMOS driver LSI, the power consumption of the display module goes up with the clock frequency of XCK.

To minimize data transfer speed of XCK clock the LSI has the system of transferring 8 bit parallel data through the 8 lines of shift registers. Thanks to this system the power consumption of the display module is minimized.

In this circuit configuration, 3 bit display data shall input to data input pins of DU0~7 and DL0~7.

Furthermore, the display module has bus line system for data input to minimize the power consumption with data input terminals of each driver LSI being activated only when relevant data input is fed.

Data input for column electrodes and chip select of driver LSI are made as follows:

The driver LSI at the left end of the display face is first selected, and the adjacent driver LSI right next side is selected when data of 240 dot (30XCK) is fed. This process is sequentially continued until data is fed to the driver LSI at the right end of the display face. This process is followed simultaneously both at the top and bottom column drivers LSI's.

Thus data input will be made through 8 bit bus line sequentially from the left end of the display face.

Since this display module contains no refresh RAM, it requires the above data and timing pulse inputs even for static display.

The timing chart of input signals are shown in Fig. 3 and Table 7.

7. Optical Characteristics

$T_a = 25^{\circ}\text{C}, V_{DD} = 5.0\text{ V}, V_{con} - V_{ss} = V_{max}$

Table 8

Following spec are based upon the electrical measuring conditions, on which the contrast of perpendicular direction ($\theta_x = \theta_y = 0^{\circ}$) will be MAX.

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remark
Viewing angle range	θ_x	$C_o > 5.0 \mid \theta_y = 0^{\circ}$	-30	-	30	dgr.	Note1)
	θ_y	$\theta_x = 0^{\circ}$	-15	-	20	dgr.	
Contrast ratio	C_o	$\theta_x = \theta_y = 0^{\circ}$	15	25	-		Note2)
Response time	Rise	τ_r	-	220	300	MS	Note3)
	Decay	τ_d	-	80	100	ms	
Unit chromaticity	White	$\theta_x = \theta_y = 0^{\circ}$	0.240	0.290	0.340	-	
		$\theta_x = \theta_y = 0^{\circ}$	0.280	0.320	0.380	-	

Note 1) The viewing angle range is defined as shown Fig. 4.

Note 2) Contrast ratio is defined as follows:

$$C_o = \frac{\text{Luminance (brightness) all pixels 'White' at } V_{max}}{\text{Luminance (brightness) all pixels 'dark' at } V_{max}}$$

V_{max} is defined in Fig. 6.




Fig. 4 Definition of Viewing Angle

Note 3) The response characteristics of photo-detector output are measured as shown in Fig. 7, assuming that input signals are applied so as to select and deselect the dots to be measured, in the optical characteristics test method shown in Fig. 8.




Fig. 5 Optical Characteristics Test Method I




Fig. 6 Definition of V_{MAX}






Fig.7 Optical Characteristics Test Method II



τ_r : Rise time
 τ_d : Decay time

Fig. 8 Definition of Response Time



8. Characteristics of Backlight

The ratings are given on condition that the following conditions are satisfied,

1) Rating (Note)

Parameter	Frame Frequency	Min	Typ	Max	Unit
Brightness	73 Hz	45	60	-	cd/m ²
	120 Hz	50	70	-	cd/m ²

2) Measurement circuit: CXA-M10L (TDK) (at IL=6.0 mArms)

3) Measurement equipment: BM-7 (TOPCON Corporation)

4) Measurement conditions

4-1 Measurement circuit voltage: DC=10.4 V, at primary side

4-2 LCD: All digits WHITE, V_{DD}=5 V, V_{con}-V_{ss}=V_{max}, DU0~7='H' (WHITE), DL0~7='H' (WHITE)

4-3 Ambient temperature: 25 °C

Measurement shall be executed 30 minutes after turning on.

5) Used lamp: HMBS26D10W245C/X HARISON ELECTRIC CO., LTD. : 1 pc

Cable : UL3239, AWG22 NISSEI ELECTRIC., LTD

5-1 Rating

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
Lamp voltage	V _L	-	500	-	V _{rms}	-
Lamp current	I _L	2.0	5.0	6.0	mArms	(#1)
Lamp power consumption	P _L	-	2.5	-	W	(#2)
Lamp frequency	F _L	20	-	50	kHz	-
Kick-off voltage	V _s	-	-	900	V _{rms}	Ta=25°C
		-	-	1100	V _{rms}	Ta=0°C (#3)
Lamp life time	L _L	10000	-	-	h	(#4) (#5)

Within no conductor closed, (CCFT only)

(#1) It is recommended that I_L be not more than 6.0 mArms so that heat radiation of CCFT backlight may least affect the display quality.

(*2) Power consumption excluded inverter loss.

(*3) The circuit voltage (V_s) of the inverter should be designed to have some margin (reference value: 1450 V_{rms}MIN), because V_s may be increased due to the leak current in case of the LCD unit,

(#4) The Lamp life time (L_L) is 10 000 hours at 6.0 mArmsMAX.

(#5) Average life time of CCFT will be decreased when LCD is operating at lower temperature

5-2 Operating life

The operating lifetime is 10 000 hours or more at 6.0 mArmsMAX.

(Operating life with CXA-M10L-L or. equivalent,)

The inverter should meet the following conditions to keep the specified life time of used lamp;

-Sine, symmetric waveform without spike in positive and negative,

-Output frequency range: 20 kHz ~ 50 kHz

Make sure the operating conditions by executing the burn-in enough time

The operating life time is defined as having ended when any of the following conditions occur; $25 \pm 1^\circ\text{C}$

- When the voltage required for initial discharge has reached 110 % of the initial value
- When the illuminance or quantity of light has decreased to 50 % of the initial value

(NOTE) Rating are defined as the average brightness inside the viewing area specified in Fig. 11.





Fig. 11 Measureing points (1~5)

Supply voltage sequence condition




POWER ON	
SYMBOL	Allowable value
a	0 ms MIN. - 1 s MAX.
b	0 ms MIN. - 1 s MAX.
c	LP × 310 MIN. - 1 s MAX.
d	- 25ms MAX.
A	0 ms MIN. - -
B	0 ms MIN. - -
C	60ms MIN. (NOTE 2) Recommend

POWER OFF	
SYMBOL	Allowable value
e	0 ms MIN. - 1 s MAX.
f	0 ms MIN. - -
g	0 ms MIN. - 1 s MAX.
h	1 ms MIN. - -
D	0 ms MIN. - -
E	0 ms MIN. - -


(NOTE 1) Power ON/OFF cycle time. All signals and power line shall be in accordance with above sequence in case of power ON/OFF,

(NOTE 2) In order to reduce the rush current, It is recommended that 'Vcon' to be set to ● VDD' level after power on. C (60ms MIN.) is recommended,



2 CCFT CONNECTOR
JSTBHR-03VS-1
Pin LAYOUT(3Pin)

1	2	3
HV	NC	GND



- 1) TOLERANCE X-DIRECTION A : ±0.050.5
- 2) TOLERANCE Y-DIRECTION A : ±2.0±0.5
- 3) OBLIQUITY OF DISPLAY AREA |C-D| < 0.5

EXCLUDED THE ALL DWANCE OF DEFORMA TION UNSPECIFIED TOL TO BE±0.5

1 INTERFACE CONNECTOR DF9B-4 1P-1V(HIROSE)
PIN LA YOU T(41Pin)

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
GND	XCK	GND	GND	1P	YD	GND	GND	Vcc	DISP	GND	GND	GND	DL7	DL6
16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
DL5	DL4	DL3	DL2	DL1	DL0	GND	GND	GND	DU0	DU1	DU2	DU3	DU4	DU5
31	32	33	34	35	36	37	38	39	40	41				
DU6	DU7	GND	GND	GND	VCC	VCC	VCON	NC	GND	GND				

A 19.					名称					LCD UNIT				
A 19.					NAME					OUTLINE				
年月日					訂正記号					DIMENSIONS				
Date					Revise					800XRGBX600DOTS				
材					板厚					1/300DUTY				
					尺度									
					部品コード									
Design					Trace					Check				
No					Jan					SHARP CORPORATION				
					H					作成日付				
					K					1995・Sep・29				
					A					Drawing No.				
					SHARP CORPORATION					ODITRAVIA7152				
					SHARP CORPORATION									